fcCuBE®
Flip Chip with Cu Pillar, Bond-on-Lead and Enhanced Processes

Highlights
- Cu pillar with Pb-free cap enables ultra fine bump pitch for advanced silicon (Si) nodes (to ≤ 10nm), increased I/O density with superior thermal and electro-migration performance
- Patented, routing-efficient Bond on Lead (BOL) interconnection structure eliminates ELK /ULK damage on advanced Si nodes (40/28/20/14/10nm)
- BOL eliminates Solder-on-Pad (no-SOP) and allows relaxation of line / space design rules to offer lowest flip chip substrate cost
- BOL w/ Open Solder Resist (SR) relaxes substrate design rules while enabling dense, efficient routing and lower cost substrate
- Compatible with either our uniquely developed Mass Reflow (MR) process or Thermo-Compression Bonding (TCB), and Laser Assisted Bonding (LAB)
- Lowest cost path to flip chip using Cu pillar: Typically a 10-30% cost reduction over standard flip chip packages for most designs

Features
- In-house Cu pillar wafer bumping for 200 and 300mm wafers
- Ultra fine pitch capability: 150µm to 40µm bump pitch
- 0.35mm minimum package ball (BGA) pitch in production
- MR process supports bump pitches down to 60µm and below
- Mold Underfill (MUF) further reduces package size and enables higher production throughput
- Non-conductive Paste (NCP) available for TCB
- Bumped wafer thinning: 60µm Si thickness in production, 50µm qualified
- Conventional 2/4 layer laminate, laminate build-up (BU), ABF BU substrates, and coreless embedded trace substrate (ETS)
- Layer count reduction (6L to 4L, 4L to 2L) or 1-2-1 Build up to 4L PTH (2L with low cost BOM enables lowest cost flip chip solution)
- High Density (HD), and Ultra High Density (UHD) matrix strip for fcCSP and wide boat format for singulated fcBGA
- Broad fab node compatibility: 180nm, 65n-LK, 40/28/20/10nm/ELK/ULK
- Available in a wide range of package body sizes: 7x7mm to 35x35mm

Our patented fcCuBE® technology is a low cost, high performance, advanced flip chip packaging technology that features copper (Cu) pillar bumps, Bond-on-Lead (BOL) interconnection and other enhanced assembly processes. Since receiving our first fcCuBE-related patent in 2006 on the innovative BOL process, we have developed this transformative technology into the flip chip platform of choice for mobile applications. fcCuBE is gaining wider customer adoption in cost sensitive markets where the performance and cost advantages of flip chip interconnect may not have been feasible before, from mobile and consumer to networking, automotive, and cloud computing where routing density and performance are imperative.

fcCuBE's unique BOL interconnect structure provides scalability to very fine bump pitches and high I/O while alleviating stress-related chip to package interaction (CPI), a common phenomenon associated with lead free and copper pillar bump structures. This is particularly important for mid to high-end networking and consumer applications.

Scalability, Reliability and Performance
In conjunction with higher performance copper pillar interconnect, our patented, routing-efficient BOL interconnection structure expands the scalability of flip chip technology to ultra fine bump pitches (to ≤ 40um) and higher I/O densities and eliminates stress on delicate ELK/ULK structures at advanced silicon wafer nodes. BOL further enables substrate design rule simplification, elimination of tight Solder Resist Registration (SRR) rules, and elimination of Solder-on-Pad (SOP). This combination of results in a high performance, low cost solution which also allows greater design flexibility and a streamlined manufacturing process.

fcCuBE's robust interconnect structure effectively alleviates thermo-mechanical stress which is a common phenomenon in advanced Si node ELK/ULK die with Cu pillar bump. A unique feature of fcCuBE is the inherent compatibility with both standard Mass Reflow (MR) assembly, Thermo-Compression Bonding (TCB) or our recently introduced Laser Assisted Bonding (LAB). Our uniquely developed MR process, which utilizes either Mold Underfill (MUF) or Capillary Underfill (CUF), supports bump pitches down to 60µm and below, providing customers a lower cost alternative to TCB or LAB at these pitches. TCB or LAB is utilized for more complex face-to-back or face-to-face bonding of processes necessitated by Through Silicon Via (TSV) technology. Reflow method is determined by Si node, pitch, I/O design and product time to market.
Specifications

<table>
<thead>
<tr>
<th>Package Thickness</th>
<th>0.55-2.9mm</th>
</tr>
</thead>
<tbody>
<tr>
<td>Die Thickness</td>
<td>200mm wafers: 100-710µm (4-28mils)</td>
</tr>
<tr>
<td></td>
<td>300mm wafers: 60-810µm (2.5-32mils)</td>
</tr>
<tr>
<td>Bump Pitch</td>
<td>fcCSP: 40/80µm (qualified)</td>
</tr>
<tr>
<td></td>
<td>fcBGA: 80µm (qualified)</td>
</tr>
<tr>
<td>Effective Bump Pitch</td>
<td>fcCSP 40/80µm w/1 line btw bumps (qualified)</td>
</tr>
<tr>
<td></td>
<td>fcBGA 62.5µm w/1 line btw bumps (qualified)</td>
</tr>
<tr>
<td>Marking</td>
<td>Ink or laser</td>
</tr>
</tbody>
</table>

Moisture Sensitivity Level
- JEDEC Level 3 @ 260°C
- Temperature Cycling: -55°C/125°C, 1000 cycles (typical)
- High Temperature Storage: 150°C, 1000 hrs (typical)
- Unbiased HAST: 130°C, 85% RH, 2 atm, 96 hrs (typical)

Electrical Performance

Electrical parasitic data is highly dependent on the package layout. 3D electrical simulation can be used on the specific package design to provide the best prediction of electrical behavior. First order approximations can be calculated using parasitics per unit length for the constituents of the signal path. Data below is for a 13 x 13mm fcCSP with a die size of 6.0 x 8.0mm and frequency of 100MHz.

<table>
<thead>
<tr>
<th>Length</th>
<th>Inductance (nH)</th>
<th>Capacitance (pF)</th>
<th>Resistance (mΩ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Self (short)</td>
<td>0.89</td>
<td>0.65</td>
<td>18.3</td>
</tr>
<tr>
<td>Mutual</td>
<td>0.24</td>
<td>0.11</td>
<td></td>
</tr>
<tr>
<td>Self (long)</td>
<td>1.78</td>
<td>0.73</td>
<td>32.5</td>
</tr>
<tr>
<td>Mutual</td>
<td>0.51</td>
<td>0.12</td>
<td></td>
</tr>
</tbody>
</table>

Note: Net = Total Trace Length + Via + Solder Ball.

Reliability

Excellent reliability margins: passed 3000 cycles for TCB and 3000 hours for HTS (well above industry standard requirement of 1000x each)

Thermal Performance

Thermal performance is highly dependent on package size, die size, substrate layers and thickness, and solder ball configuration. Simulation and/or measurement for specific cases should be performed for maximum accuracy.

<table>
<thead>
<tr>
<th>Package</th>
<th>Body Size (mm)</th>
<th>Pin Count</th>
<th>Die Size (mm)</th>
<th>Thermal Performance (ja °C/W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>fcCSP</td>
<td>7x7</td>
<td>49</td>
<td>4.6 x 5.0</td>
<td>46.0</td>
</tr>
<tr>
<td>fcCSPLGA</td>
<td>13x13</td>
<td>144</td>
<td>5.5 x 5.5</td>
<td>27.7</td>
</tr>
<tr>
<td>fcBGA-H</td>
<td>35 x 35</td>
<td>1084</td>
<td>10.0 x 10.0</td>
<td>11.2/8.0* (8.4/4.4*)</td>
</tr>
</tbody>
</table>

Note: Simulation data based on package mounted to 4 layer PCB (per JEDEC JESD51-9) under natural convection as defined in JESD51-2; * represents cases with extruded Aluminium heat sink; numbers in parentheses are for 2 m/sec air flow and provided for reference for applications that provide fans or other forms of air flow in the system.

Cross Sections

- fcCuBE with fcBGA
- fcCuBE with fcCSP

Applications

fcCuBE® technology is a compelling solution for a wide cross section of end products in the low to high end mobile market, as well as mid to high end consumer and cloud computing markets:

- Mobile: application processors, baseband processors, PMIC, connectivity, RFIC, PA, touchscreen controllers, audio codec
- Consumer: GPS, set top box chipsets, gaming consoles, GPUs, memory controllers, DTV, application processors, video processors, image/signal processors, CPU
- Cloud computing: ASIC, DSP, broadband processors, FPGA, ASSP, Ethernet processors, network storage, network switches
- Automotive: Dashboard applications

Ink or laser

!!