PBGA-MD
Plastic Ball Grid Array - Multi-Die

Highlights
- Strip molded, cost-effective, high I/O, multi-die packaging solution
- Enables space efficient side by side and stacked die packaging options
- Wide range of pre-existing body sizes
- Available in eutectic and Pb-free bill of materials

Features
- Full in-house package and substrate design capability
- Full in-house electrical, thermal and mechanical simulation and measurement capability
- Multiple metal layer options for signal, power and ground planes for improved electrical performance
- Flexible body sizes ranging from 15mm x 15mm to 40mm x 40mm
- Accommodates both side by side and/or stacked die configurations
- Multiple chip design and optional passive / discrete components available (SiP)
- 0.65, 0.80, 1.00, 1.27mm and 1.5mm ball pitch with greater than 1000 I/O available
- Perimeter or full ball array
- SnPb and Pb-free balls available
- Pb-free and green material set options
- JEDEC standard compliant

Description
BGA packages can be used for high performance applications with high I/O connections and high thermal and electrical requirements. The characteristics of BGA packages make them suitable for a wide variety of devices used in computing platforms, networking, hand-held consumer products, wireless communications devices, video cameras, home electronic devices and game consoles.

Plastic Ball Grid Array - Multi-Die (PBGA-MD) packages utilize laminate substrates and are available in a variety of standard JEDEC body sizes and ball counts to meet a wide range of customer requirements. This package provides a cost-effective advanced packaging solution and is a direct extension of our single die product offerings to multi-die configurations.

Our PBGA-MD offering supports either side by side and/or stacked die configurations. Advanced design and simulation capabilities are used in these multi-die packaging applications for maximum electrical and thermal performance.

Green and lead-free material sets are available for all PBGA-MD package types.

Applications
- ASIC
- DSPs and Memory
- Gate Arrays
- Microprocessors/Controllers/Graphics
- PC Chipsets
- Other advanced applications involving package level integration of memory and logic devices
Specifications

- **Die Thickness**: 150-381 µm (6-15 mils)
- **Gold Wire**: 15-30 µm (0.6/0.7/0.8/0.9/1.0/1.1/1.2 mils) diameter
- **Pd/Cu Wire**: 15-30 µm (0.6/0.7/0.8/1.0 mils) diameter
- **Bond Pad Pitch**: 45 µm inline or 25/50 µm staggered capable
- **Mold Cap Thickness**: 0.7-1.17 mm
- **Marking**: Laser
- **Packing Options**: JEDEC tray/tape & reel

Reliability

- **Moisture Sensitivity Level**: JEDEC Level 3
- **Temperature Cycling**: -65°C/150°C, 1000 cycles (typical)
- **High Temperature Storage**: 150°C, 1000 hrs (typical)
- **Pressure Cooker Test**: 121°C, 100% RH/2 atm, 168 hrs
- **Liquid Thermal Shock (Condition B)**: -55°C/125°C, 1000 cycles
- **Unbiased HAST**: 130°C/85%, RH/2 atm, 96 hrs

Thermal Performance $\theta_{ja}$ (°C/W)

The thermal performance of each die in the package is influenced by other die in the package. Thermal performance is highly dependent on package size, die size, substrate layers and thickness, and solder ball configuration. Simulation for specific applications should be performed.

Electrical Performance

Electrical parasitic data is highly dependent on the package layout. 3D electrical simulation can be used on the specific package design to provide the best prediction of electrical behavior. First order approximations can be calculated using parasitics per unit length for the constituents of the signal path. Data below is for a frequency of 100MHz and assumes 1.0 mil gold bonding wire.

<table>
<thead>
<tr>
<th>Conductor Component</th>
<th>Length (mm)</th>
<th>Resistance (mOhms)</th>
<th>Inductance (nH)</th>
<th>Inductance Mutual (nH)</th>
<th>Capacitance (pF)</th>
<th>Capacitance Mutual (pF)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Wire</td>
<td>2</td>
<td>120</td>
<td>1.65</td>
<td>0.45 - 0.85</td>
<td>0.10</td>
<td>0.01 - 0.02</td>
</tr>
<tr>
<td>Net (2L)</td>
<td>2 - 7</td>
<td>34 - 119</td>
<td>1.3 - 4.55</td>
<td>0.26 - 2.28</td>
<td>0.25 - 0.95</td>
<td>0.06 - 0.42</td>
</tr>
<tr>
<td>Total (2L)</td>
<td>154 - 239</td>
<td>2.95 - 6.2</td>
<td>0.71 - 3.13</td>
<td>0.35 - 1.05</td>
<td>0.07 - 0.44</td>
<td>0.01 - 0.02</td>
</tr>
<tr>
<td>Wire</td>
<td>2</td>
<td>120</td>
<td>1.65</td>
<td>0.45 - 0.85</td>
<td>0.10</td>
<td>0.01 - 0.02</td>
</tr>
<tr>
<td>Net (4L)</td>
<td>2 - 7</td>
<td>34 - 119</td>
<td>0.90 - 3.15</td>
<td>0.18 - 1.58</td>
<td>0.35 - 1.10</td>
<td>0.06 - 0.42</td>
</tr>
<tr>
<td>Total (4L)</td>
<td>154 - 239</td>
<td>2.55 - 4.80</td>
<td>0.63 - 2.43</td>
<td>0.46 - 1.20</td>
<td>0.07 - 0.44</td>
<td>0.01 - 0.02</td>
</tr>
</tbody>
</table>

Note: Net = Total Trace Length + Via + Solder Ball.

Cross Section

<table>
<thead>
<tr>
<th>Package Size (mm)</th>
<th>Ball Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 x 15</td>
<td>74, 121, 160, 176, 196</td>
</tr>
<tr>
<td>17 x 17</td>
<td>208, 256</td>
</tr>
<tr>
<td>17.2 x 17.2</td>
<td>512</td>
</tr>
<tr>
<td>19 x 19</td>
<td>225, 233, 260, 324, 484</td>
</tr>
<tr>
<td>23 x 23</td>
<td>169, 192, 196, 208, 217, 225, 241, 304, 316, 324, 340, 360, 376, 388, 484</td>
</tr>
<tr>
<td>27 x 27</td>
<td>225, 256, 272, 292, 300, 316, 320, 324, 336, 352, 384, 388, 392, 400, 484, 484, 512, 625, 672</td>
</tr>
<tr>
<td>31 x 31</td>
<td>329, 353, 360, 385, 421, 433, 560, 604, 608, 676, 692, 701</td>
</tr>
<tr>
<td>37.5 x 37.5</td>
<td>435, 625, 784, 840</td>
</tr>
<tr>
<td>40 x 40</td>
<td>503, 596, 600, 900, 928, 1253</td>
</tr>
</tbody>
</table>

Package Configurations

STATS ChipPAC Pte. Ltd.

The JCET logo is a registered trademark of Jiangsu Changjiang Electronics Technology Co., Ltd. Trademark registered in the People’s Republic of China (Registration number: 3000529). All other product names and other company names herein are for identification purposes only and may be the trademarks or registered trademarks of their respective owners. STATS ChipPAC disclaims any and all rights to those marks. STATS ChipPAC disclaims all warranties and makes no representations regarding the accuracy, completeness or suitability of the information given in this document, or that the use of such information will not infringe on the intellectual rights of third parties. You should seek professional advice at all time and obtain independent verification of the information contained herein before making any decision. Under no circumstances shall STATS ChipPAC be liable for any damages or losses whatsoever arising out of the use of, or inability to use the information in this document. STATS ChipPAC reserves the right to change the information at any time and without notice.

©Copyright 2018 STATS ChipPAC Pte. Ltd. All rights reserved.